

Quiz (Week 7b)

- Due Oct 21 at 11:59pm
- Points 4
- Questions 4
- Available Oct 18 at 12am - Oct 21 at 11:59pm
- Time Limit None
- Allowed Attempts Unlimited

This quiz was locked Oct 21 at 11:59pm.

Attempt History

	Attempt	Time	Score
LATEST	Attempt 1	2 minutes	4 out of 4

Score for this attempt: 4 out of 4

Submitted Oct 21 at 9:16pm

This attempt took 2 minutes.



Question 1

1 / 1 pts

If a program accesses a block of memory that it has never accessed before, what **type of cache miss** does this yield?

☐ Capacity

Correct!

☒ Compulsory (Cold)

☐ Conflict



Question 2

1 / 1 pts

Bits stored in DRAM decay over time and need to be **refreshed** regularly.

Answer 1:

Register Files

SRAM

Correct!

DRAM



Question 3

1 / 1 pts

Caches are designed to make memory accesses faster by leveraging spatial locality but not temporal locality.

☐ True

Correct!

☒ False



Question 4

1 / 1 pts

A cache utilizing a write-back policy require a **dirty** bit to be associated with each cache block.

Answer 1:

write-through

Correct!

write-back

Quiz Score: 4 out of 4